Merkzetterl
Das Merkzetterl ist leer.
Das Einkaufssackerl ist leer.
Kostenloser Versand möglich
Kostenloser Versand möglich
Bitte warten - die Druckansicht der Seite wird vorbereitet.
Der Druckdialog öffnet sich, sobald die Seite vollständig geladen wurde.
Sollte die Druckvorschau unvollständig sein, bitte schliessen und "Erneut drucken" wählen.

Second International Conference on Networks and Advances in Computational Technologies

NetACT 19
BuchKartoniert, Paperback
Verkaufsrang44837inTechnik
EUR197,99

Beschreibung

This book presents the proceedings of the 2nd International Conference on Networks and Advances in Computational Technologies (NetACT19) which took place on July 23-25, 2019 at Mar Baselios College of Engineering and Technology in Thiruvananthapuram, India. The conference was in association with Bowie State University, USA, Gannon University, USA and Malardalen University, Sweden. Papers presented were included in technical programs that were part of five parallel tracks, namely Computer Application, Image Processing, Network Security, Hardware & Network Systems and Machine Learning. The proceedings brings together experts from industry, governments and academia from around the world with vast experiences in design, engineering and research.



Presents the proceedings of the 2nd International Conference on Networks and Advances in Computational Technologies (NetACT19);Includes research in Computer Application, Image Processing,Network Security, Hardware & Network Systems and Machine Learning;Provides perspectives from industry, academia and government.
Weitere Beschreibungen

Details

ISBN/EAN978-3-030-49502-2
ProduktartBuch
EinbandKartoniert, Paperback
Erscheinungsdatum04.02.2022
Auflage1st ed. 2021
Seiten325 Seiten
SpracheEnglisch
Artikel-Nr.17334953
WarengruppeTechnik
Weitere Details

Reihe

Unser Service

  • ÖSTERREICHWEIT VERSANDKOSTENFREI FÜR BESTELLUNG AB 20 EUR!
  • Filialverfügbarkeit ist bei lagernden Titeln ersichtlich
  • Abholung in einer unserer Buchhandlungen
  • 30 Tage Rücktrittsrecht

Lieferbarkeit

Der angebotene Artikel ist in der Regel innerhalb 48 Stunden versandfertig. Sollte es wider Erwarten nicht so sein, erhalten Sie eine Benachrichtigung.
Achtung Schulartikel (Lehrbücher/Lösungshefte) können eine längere Lieferzeit haben.

Bewertungen

Autor

Maurizio Palesi is currently Associate Professor in Computer Engineering, Department of Electrical, Electronics and Computer Engineering, Università degli Studi di Catania, Catania, Italy. Prior to this he worked as Associate Professor in Computer Engineering, Università degli Studi di Enna, KORE, Italy. He completed his PhD Degree in Computer Engineering, Università degli Studi di Catania, Italy and Diploma di Laurea (five years degree) in Computer Engineering, (grade 110/110 e lode), Università degli Studi di Catania, Italy. He has supervised more than 50 students for the Master Degree in Computer Engineering. He is external co-supervisor for Ph.D. in Electrical Engineering of students from School of Graduate Studies, Universiti Teknologi Malaysia. He is part of foreign evaluator panel of the PhD program in Computer Engineering and Electrical Engineering at the Department of Electrical Engineering, COMSATS Institute of Information Technology (CIIT), Islamabad, Pakistan. He has also been member of the commission for the international PhD exam of students. In 2011 he received the Best Paper Award for his paper "Run-time Deadlock Detection in Networks-on-Chip using Coupled Transitive Closure Networks" presented at the Design Automation and Test in Europe (DATE 2011) on 14-18 March 2011, at Grenoble, France. In 2014 he received HiPEAC Paper Award for his paper "System-Level Hierarchy in Run-Time Fault-Aware Management of Many-Core Systems" presented at Design Automation Conference (DAC). He also received the Outstanding Reviewer award to be within the top 10th percentile of reviewers for the Elsevier Computers & Electrical Engineering Journal, in terms of the number of manuscript reviews completed in the last two years in 2014. He is presently Member of the European Network on High Performance and Embedded Architecture and Compilation (HiPEAC) and also IEEE Senior Member which is an honor bestowed only to those who have made significant contributions to the profession. He is also a co-editor in various reputed International journals. He has also published numerous papers in national and international journals.